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1. Introduction       
Whenever we think about why something does not behave as it should, we are starting the 
process of diagnosis. Diagnosis is therefore a common activity in our everyday lives 
(Benjamins & Jansweijer, 1990). Every complex system is liable to faults or failures. In the 
most general terms, a fault is every change in a system that prevents it from operating in the 
proper manner. We define diagnosis as the task of identifying the cause and location of a 
fault manifested by some observed behaviour. This is often considered to be a two-stage 
process: first the fact that fault has occurred must be recognized – this is referred to as fault 
detection. That is, in general, achieved by testing. Secondly, the nature and location should be 
determined such that appropriate remedial action may be initiated.   
The explosion of integrated circuit technology has brought with it some difficult testing 
problems. The recent growth of mixed analogue and digital circuits complicates the testing 
problem even further. It becomes more complicated to determine a set of input test signals 
and output measurements that will provide a high degree of fault coverage. There is also a 
timing problem of testing the circuits even on the fastest automated equipment.  
The general structure of a diagnostic system is shown in Fig. 1. Signals u(t) and y(t) are input 
and output to the system, respectively. Faults and disturbances (here measurement errors) 
also influence the system under test, here denoted as the “Process”, but there is no 
information about the values of these errors. The task of the diagnostic system is to generate 
a diagnostic statement S, which contains information about fault modes that can explain the 
behaviour of the Process. Note that the diagnostic system is assumed to be passive i.e. it 
cannot affect the Process itself. 
The whole diagnostic system can be divided into smaller parts referred here to as tests. 
These tests are also diagnostic systems, DSi. It is assumed that each of them generates 
diagnostic statement Si. The purpose of the decision logic (voting system) is then to combine 
this information in order to form the final diagnostic statement S. 
The number of possible faults in an electronic system may be large and can be located 
everywhere in the system. To diagnose in such conditions one frequently uses hierarchical 
approach where successive diagnostic statements are generated as the level of description of 
the system is lowered going down towards the fault itself (Ho et al., 2001; Sheu & Chang, 
1997). This allows for smaller sets of faults to be considered at a time for the given hierarchical 
level. Modern automatic test pattern generator may support such concepts (Soma et al., 2001). 
Source: Micro Electronic and Mechanical Systems, Book edited by: Kenichi Takahata,  
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2. Concepts of diagnosis 
Besides the human expert that is performing the diagnosis, one needs tools that will help, 
and ideally, perform the diagnosis automatically. Such tools are a great challenge to design 
engineers because, usually, the diagnostic problem is underspecified. In addition, it is a 
deductive process with one set of data creating, in general, unlimited number of hypotheses 
among which we try to find a solution. This is why the research community continues to be 
attracted by this problem (Bandler & Salama, 1985). 
During the life-cycle of a product, testing is implemented in both the production phase and 
the implementation phase. We claim, however, that the sustainability of a product is 
strongly influenced by the design phase. So, to make a sustainable product, one should 
design the test procedure and synthesize test signals early in the design phase.  
It is frequently possible to perform functional verification of the system. That, most 
frequently, happens when a small number of input/output terminals is present. In the 
majority of cases however, full functional testing becomes time consuming and is not 
acceptable. So, one applies defect-oriented (structural) testing, as will be discussed in more 
detail in what follows. 
We consider testing to be: the selection of a set of defects regarded as the most probable, the 
description of a set of measurements, the selection of a set of testing points (or output 
signals) and most importantly, the synthesis of optimal testing signals that will be applied at 
the system inputs allowing for detectability and observability of the listed fault effects. Here, 
optimality means that one test signal covers as many faults as possible. 
Selection of the type of measurements and testing points is specific to the circuit. One 
should stick to those measurements that are prescribed for functional verification. Specific 
measurements such as supply current monitoring are frequently adopted, too. Separate test 
points may be added in order to improve detectability or observability. Specific design for 
testability concepts can be applied. 
Thanks to the advances in computational intelligence in the last decades new diagnostic 
paradigms have been applied based on: model-based concepts (Benjamins & Jansweijer, 
1990); production rule based artificial intelligence (Pipitone et al., 1991); ANNs (Hayashi et 
al., 2002); genetic algorithms (Golonek & Rutkowski, 2002); and fuzzy-reasoning (Pous, et 
al., 2002); all trying to create an approach that contains properties that we might consider to 
be “intelligent behaviour”. 
In order to get an idea of why and how ANNs are applied to analogue electronic circuit 
diagnosis, the diagnostic concept (Fig. 1) will be elaborated in some detail first. It involves 
collaboration of design, test, and field engineers and the mutual distribution of 
responsibilities throughout the life cycle of an electronic product. We assume that field 
engineers are expected to react after a functional failure of the system. In order to diagnose 
such a system they need to be supplied with: testing equipment, a list of specific 
measurements to be done (including a set of signals and test points), and diagnostic 
software to process the measurement data. A similar set of data and tools would be given to 
a test engineer in a production-plant environment in order to evaluate the production yield 
and create feedback to process engineers when prototyping the circuit. We believe, 
however, design engineers are the most familiar with the product and the most qualified 
and capable to synthesize test and diagnostic signals, and procedures. This means the SBT 
(simulation before test) has to be applied to create fault dictionaries containing exhaustive 
lists of faults and corresponding responses. The fault dictionary is in fact a table 
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Fig. 1. A general diagnostic system. 
representing the mapping from the fault list into a list of faulty (or possibly, fault-free) 
responses. In that way the diagnostic process becomes a search through the fault dictionary. 
Alternatively, modern diagnostic techniques using traditional artificial intelligence and 
reasoning methods typically fall into the simulation after test (SAT) category. This will 
increase the time spent on diagnosing systems at production time (Spina & Upadhyaya, 
1997). SBT systems typically require more initial computational costs, but provide faster 
diagnosis at production time being the second reason why this concept was accepted here.  
We claim here that ANNs, being universal approximators (Scarselli & Tsoi, 1997), are the 
best way both to capture the mapping, and to search through the dictionary, thereby to 
perform diagnosis.  
3. Diagnosis of nonlinear dynamic analogue circuits  
Analogue electronic circuits are known to be difficult to test and diagnose. Apart from the 
huge number of possible faults, this difficulty is a consequence of the inherent nonlinearity 
of these circuits. Even linear circuits (having linear input-output signal interdependence) 
exhibit nonlinear relations between circuit parameters and the output response. There are no 
linear active networks. Active networks are nonlinear with nonlinear reactive elements. 
They may be linearized and thought of as such in situations where signal and parameter 
changes are small in comparison to nominal values. When large parameter changes or even 
catastrophic faults occur (affecting the DC state), however, one must distinguish between 
linear and analogue circuits. This is not the case in most research reports bringing confusion 
into the subject. 
Several concepts were applied to diagnosis of analogue networks. Among them we will first 
mention the ones relying on reasoning based on measured data and some measure of 
distance between the response of the good circuit and the faulty one. Starting with the basic 
research reported in (Bandler & Salama, 1985) and (Milor & Visvanathan, 1989) several ideas 
were reported. In (Luchetta et al., 2002) the fault location phase is considered as an 
optimization problem where the parameter value is searched for in order to minimize the 
difference among the actual and simulated response. Linear circuits in the frequency 
domain are considered being characterized by symbolic functions. Similarly, in (Catelani & 
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Giraldi, 1998) applying SAT multiple faults may be diagnosed in linear circuits described by 
symbolic functions what is characterized as model based method. SBT based method for soft 
faults diagnosis in linear circuit was proposed in (Alippi et al., 2002) where harmonic 
analysis was used for selecting the most suitable test input stimuli and nodes by means of 
global sensitivity approach. In (Huang & Cheng, 2000) and (Yoon et al., 1998) passive 
circuits were diagnosed based on graph theoretical approach, and on pass and fail regions 
for the circuit poles and zeroes in the real-imaginary plane, respectively, while in (Chang, 
2002) a Boolean decision scheme was proposed for the diagnosis of linear circuits described 
in the frequency domain. In order to diagnose multiple soft faults in the same type of 
circuits the Woodbury formula was applied to the modified nodal equation to construct the 
so called fault equation in (Liu & Starzyk, 2002). A decomposition method was proposed in 
(Starzyk & Liu, 2002) aiming to cope with circuit complexity. In one approach, small 
parameter changes were allowed in nonlinear circuits (Tadeusuewicz et al., 2002). Soft faults 
were considered only when linear programming method was used for diagnostic decisions. 
Large parametric fault diagnosis was described in (Worsman & Wong, 2002) using 
piecewise linear models for DC analysis, and separate considerations were given for 
diagnosis of faults in the dynamic part of the network (considered linear) based on large 
change sensitivity computations. Further, in (Cota et al., 1999) the diagnostic method 
applied consists of injecting probable faults in a mathematical model of the linear circuit, 
and later comparing its output with the output of the real faulty circuit. Transfer functions 
transformed into the Z domain were created and fault injection was performed. In 
(Cherubal & Chatterjee, 1999) methodology based on linear regression model using prior 
circuit simulation which relates a set of measurements to the circuit's internal parameters 
was applied in order to solve for the circuit parameter values using iterative numerical 
techniques. Linear circuits in the frequency domain were diagnosed in (El-Yazeed & 
Mohsen, 2003) where the AC response to a set of sinusoidal input frequencies was 
calculated at selected test nodes. Prony's method was then utilized as a preprocessor to 
extract an optimal set of features representing nodal voltage waveforms. In (Dai & Xu, 1999) 
a solution to the same problem was proposed based on noise measurements. 
Soft and hard faults (shorts and opens) in nonlinear dynamic circuit were diagnosed in 
(Pinjala et al., 2003). The procedure employs a statistical method of computing Mahalanobis 
distance to find defects in load board traces and components. Short list of defects was 
reported. A low-noise amplifier was diagnosed in (Liobe & Margala, 2004) by using digital 
signatures suitable for built-in self test design concepts. Hard and soft faults were diagnosed 
the former modelled as resistors having convenient values.   
A specific aspect of diagnosis is the number and location of the test points. Simply, we can 
say that internal test points should be avoided and measurements on the primary inputs 
and outputs are preferred. This is not only related to their automatic accessibility but also to 
the nature of the diagnostic reasoning. Namely, one looks for functionality to diagnose 
something, and the function is seen at the primary terminals. Of course, in order to 
compensate for the small number of test points more measurements with different types of 
applied signals are, generally, needed to extract complete information about the system 
behaviour. For complex analogue systems, however, hierarchical approaches based on 
decomposition (Ho et al., 2001; Sheu & Chang, 1997; Bandler & Salama, 1985; Starzyk & Liu, 
2002) are inevitable provided that no propagation of the fault effect arises between partitions 
what is not easy to achieve. Of course, there are circuits that may be partitioned based on 
functionality known a priori from the design process as mentioned in the introduction.  
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Another aspect of fundamental importance is related to the choice of the output quantities 
that are to be measured. In most cases these are voltages at the output of the circuit under 
test (CUT) or at selected test points. It is shown, however, that measurement of the supply 
current (Iddq) may be successfully used for testing of both analogue and digital circuit 
(Dragic & Margala, 2002; Margala et al., 2002; Papakostas & Hatzopoulos, 1991; Bell et al., 
1991; Zwolinski et al., 1996). This idea was used for diagnosis of analogue circuits using 
ANN that will be discussed later. 
Several results were reported where the so called artificial intelligence concepts were 
applied to diagnosis of analogue circuits or at least linear ones. In (Savioli et al., 2005) 
method based on fault trajectory concept for fault diagnosis of analog linear continuous time 
networks, which relies on evolutionary techniques, where a genetic algorithm (GA) was 
coded to optimize test vector generation, was reported. GA was applied into (Golonek & 
Rutkowski, 2002) creation “transfer functions“ enabling creation of a new type of fault 
dictionary. The classical signature dictionary has been replaced by fault decoder based on 
transfer functions. In order to obtain a sharp diagnosis about the possible wrong component 
of the circuit, a tool based on qualitative reasoning was used in (Pous et al., 2002). In 
particular, the results were refined by means of fuzzy techniques. This means that inputs, 
outputs, rules and the corresponding operators to combine them were defined. A 
production rule based concept was reported in (Pipitone et al., 1991).  
ANNs have previously been applied to diagnosis (Spina & Upadhyaya, 1997; Materka, 1994; 
Rodrigez et al., 1994; Aminian & Aminian, 2000; He et al., 2002; Andrejević & Litovski, 2004; 
Aminian et al., 2002; Stopjakova et al., 2004; Yu et al., 1994; Collins et al., 1994; Catelani & 
Gori, 1996; Maidon et al., 1997; Yang et al., 2000). As in the case with the classical concepts, 
however, ANNs were predominantly applied to linear analogue circuits. In (Materka, 1994) 
feed-forward ANNs were used for parameter identification (soft fault diagnosis) of linear 
circuits. In (Rodrigez et al., 1994) linear power networks were diagnosed by feed-forward 
ANNs. In order to enhance the performance of the ANN applied for diagnosing of soft 
faults in linear active networks, in (Spina & Upadhyaya, 1997), new “criteria“ - a 
discriminating measure based on discrepancy of the autocorrelation function of the fault-
free and the correlation function of the faulty and fault-free circuit, were introduced. The 
same problem was attacked in (Aminian & Aminian, 2000; Aminian et al., 2002) where the 
impulse response was analyzed by wavelet decomposition, principal component analysis, 
and data normalization preprocessors before introduced to the ANN. Soft faults were 
considered only. In (He et al., 2002) a method based on extraction of a “feature vector“ from 
the differences between vectors of node voltages of faulty and fault-free linear circuit for 
every fault was described. This feature vector is then presented to the ANN as a teaching 
session. Network tearing is applied in order to manage the circuit complexity in an 11 
transistor bipolar circuit. Every partition was considered linear although catastrophic faults 
were present (e.g. transistor base disconnected). Two faults were diagnosed only. In 
(Andrejević & Litovski, 2004) a linear resistive circuit was diagnosed using feed-forward 
neural nets. Soft and hard faults (shorts and opens) were considered. Comparably large set 
of faults was taken into account. In the scheme presented in (Catelani & Gori, 1996) (one 
opamp/one capacitor, three resistors and two diodes) programmable function generator 
was used to generate the set of stimuli sequentially injected into the input of the CUT. Six 
test frequencies were chosen. For each stimulus the frequency response of the CUT has been 
considered and five Fourier components were measured at the output test point with the 
spectrum analyzer. For the purpose of diagnosis, four neural networks were used. Euclidian 
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distance was to be learned by the ANN in order conclusions to be created on the origin of 
the fault. Bipolar analogue integrated circuits (Maidon et al., 1997) were diagnosed and their 
resistances determined from the magnitudes of the Fourier harmonics in the spectrum 
responses to a sinusoidal input test signal using multilayer perceptron ANN. The input 
vector to the ANN consists of the magnitudes of the Fourier harmonics of the response 
waveforms owing to the input stimulus, and the class represents the type of circuit faults, 
while the outputs map to resistance values of the faults. Probabilistic neural network was 
applied in (Yang et al., 2000). It is a four layer feedforward neural network that realizes the 
Bayes classifier. The ANN creates the probability that a circuit is faulty and points to the 
type of fault. In (Stopjakova et al., 2004) a large number of circuit versions was created by 
introducing sets of models for every separate fault. In fact, hard faults were considered 
while the opens and the shorts were modelled by resistors of variable resistivity. Then 
statistical properties of the time domain response (in this case the supply current) to a pulse 
excitation were extracted in order to create knowledge of the fault to fault-effect mapping. 
The supply current was successfully used for diagnosing gate oxide shorts in CMOS circuits 
by the help of ANNs in (Yu et al., 1994; Collins et al., 1994). After introducing a fault model 
of the MOS transistor built as a series connection of two MOS transistors with a common 
gate (i.e. considering this as a soft fault), several faults per transistor (for all transistors in an 
11 transistor operational amplifier) were created by changing the possible position of the 
gate short relative to the source-to-drain ends of the channel. Sinusoidal and ramp signals 
were used for creation of a fault dictionary in an SAT method. The response i.e. the supply 
current was sampled to give a series of values used to train the feed-forward (Yu et al., 1994) 
and a Cohonen (Collins et al., 1994) neural network. 
In this chapter we will give two examples of fault diagnosis in non-linear dynamic circuit. 
The first one refers to an analogue circuit, and the second to the mixed-mode circuit. 
We describe the results of applying feed-forward ANNs to the diagnosis of non-linear 
dynamic electronic circuits with no restriction on the number and type of faults. This 
method is based on fault dictionary creation and using an ANN for data compression by 
memorizing the table representing the fault dictionary. Only DC and small signal sinusoidal 
excitations will be applied, so preserving the usual measurement procedure for generating 
the data given in a component’s and/or a circuit’s data-sheets. The ANN so created is, 
consequently, used for diagnosis by applying to it the signals obtained by measuring the 
faulty network. This process may be considered as looking-up a fault in the fault dictionary. 
The ANN finds the most probable fault code that corresponds to the measured signals.  
Putting this in the general context of diagnosis we first note that the fault dictionary 
contains all the knowledge we need. In other words by applying the SBT concept all 
hypotheses are memorized (within the ANN) and no further hypothesis needs to be created 
after the dictionary is known. This is equivalent to the structural concept of testing. The fault 
not conceived in advance can't be tested nor diagnosed. Now we look among the 
hypotheses (by searching the dictionary i.e. by running the ANN) to find the one most 
similar to the actual (faulty) circuit response. The difficulties here are the complexity of the 
search and the decision algorithm that finds the “most similar” entry in the dictionary. As 
will be shown with an example this can be an extremely difficult task. It has been 
successfully solved using ANNs.  
The network used for the first diagnostic example is a feed-forward neural network 
structured in three layers. It has only one hidden layer, which has been proved sufficient for 
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this kind of problem (Masters et al., 1993). The neurons in the hidden layer are activated by 
a sigmoidal function, while the neurons in the output layer are activated by a linear 
function. The learning algorithm used for training this network is a version of the steepest-
descent minimization algorithm (Zografski et al., 1991). 
4. Fault dictionary creation and application example 
In order to describe the way in which the fault dictionary was created, the circuit in Fig. 2 is 
used as an application example. This is a CMOS operational amplifier consisting of seven 
transistors. To our knowledge this example belongs to the category of the most complex 
ones reported, both from the number of circuit elements point of view and the number of 
faults inserted. Note that three (nonlinear) capacitors are associated with every transistor 
totalling the number of nonlinear circuit elements to 28 but, for the sake of simplicity, are 
not shown in the figure. In order to emphasize the method as such, while not offering a full 
solution of the diagnostic problem for this circuit, having in mind abundance of possible 
faults, a reduced set of faults was considered. To this end only single transistor faults are 
sought. That, of course will not affect the generality of the ideas implemented in the next. 
We do not intend to diagnose simultaneous presence of several faults.  
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Fig. 2. The operational amplifier circuit. SC=short circuit, OC=open circuit 
Ten faults per transistor, six catastrophic and four parametric were added to the dictionary. 
As shown in the figure (using T7 as an example) there exist three open-circuit faults (OC) 
and three short-circuit faults (SC) per transistor (for example, OC3G stands for open gate of 
transistor T3, and SC1DG stands for drain and gate shorted in transistor T1, Table 1.). As 
opposed to (Stopjakova et al., 2004) and some others, the shorts (some of them behaving as 
bridging fault) and opens were really implemented instead of resistors modelling them. To 
effectively simulate perfect short and opens we used our model of the ideal switch (Mrčarica 
et al., 1999) what is not possible in the SPICE simulator. Of course, there was no obstacle for 
us to use resistors to model shorts and opens. Simply, what we did, we considered 
satisfactory. In addition, two faulty values for every channel length (±20%) (denoted as L+ 
and L- in Table 1.), and two for every channel width (±20%) (denoted as W+ and W- in Table 
1.) were introduced, totalling 10 faults per transistor. The soft faults considered here are 
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expected to model design errors and, in a specific way, gate oxide short having in mind the 
fault model reported in (Yu et al., 1994). For the whole circuit this gives a set of 70 faults 
observed. 
The DC output values (VoDC m) were first obtained by simulation. Here m=0,1,2,…,69 stands 
for the fault code. In addition, the frequency response of the circuit (the non-inverting input 
terminal was excited by a signal of amplitude 1mV) was obtained by simulation over a fixed 
frequency range in order to extract two response parameters: the nominal gain (Am) and the 
3-dB cut-off frequency (f3dBm). For the example given, we considered this signature to be 
satisfactory complex. If additional fault need to be used one might think on additional 
measurements such as supply current. Note that, for the DC supply current point of view, 
the fault effects of most open faults at sources and drains in series connected transistors, 
may have equivalent signatures. 
 
Type Am f3dBm [MHz] VoDCm [V] Code (m)
FF 419 0.01527 0.127 0 
1L+ 0.0053 6.791 0.0497 37 
OC1G 0.047 501.187 0.127 49 
OC3G 0.049 544.042 0.093 47 
SC1DG 0.042 320.440 0.0458 6 
SC2DS 0.071 312.071 3.3 27 
SC5DS 0.656 0.57 0.0186 55 
6W- 5770 0.0018 0.2146 13 
OC5D 0.056 507.298 3.3 25 
SC5GS 0.109 0.036 0 2 
Table 1. Part of the fault dictionary for the circuit of Fig. 2. The faults are chosen at random. 
Because of the nonlinearity of the circuit, every fault is expected to change the transistor's 
quiescent points. Consequently, new linear transistor-models are created by SPICE-like 
program and used for frequency domain performance extraction for each fault. In order to 
find the new quiescent point for every fault, we have to insert the fault i.e. to create a faulty 
model of the circuit for DC analysis. This procedure is described elsewhere (Milovanović & 
Litovski, 1991; Milovanović & Litovski, 1994) and will not be discussed here.  
Fault SC3DG is untestable because of the existing connection between the gate and drain of 
T3. This reduces the fault dictionary to 69 elements. Therefore, the fault dictionary created 
here has four columns containing the set of circuit performances i.e. the signatures and the 
fault code: {VoDCm, Am, f3dBm, m}. First three items in a row are considered inputs to the neural 
network, while the fault code is learnt as an output.   
The fault coding is an important issue. In fact, some defects exhibit very similar effects. So, 
input data (signatures) can have very close numerical values, and if the output values 
(defect codes) were also similar, the network could not always be trained successfully. Such 
an example is given in Fig. 3. Here the signatures of three faults are compared. By careful 
inspection we can see that only the f3dB values suggest a difference between the fault effects. 
Faults are coded randomly, so that faults with similar effects are unlikely to have similar 
codes. This approach is proven to be good, because the way of coding influenced the 
training time, and also, the training error. Part of the fault dictionary for the circuit in Fig. 2, 
is given in Table 1., where m=0 denotes the fault-free circuit. 
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Fig. 3. Fault effects of faults 4W-, 4L+ and 1W- 
Here we come to an additional issue concerning the applicability of rule-based approaches 
to the diagnosis of systems of this kind. Because of the similarity of the circuit performance 
in the presence of different faults, no set of rules can be established to distinguish between 
these three faults. Furthermore, by inspection of Table 1., we can see that the performance 
values cover a broad range. For example, for the voltage gain, the smallest value in the Table 
is 0.0053, and the largest is 5770. So, we cannot establish a rule defining the difference that 
occurs as a consequence of the presence of a certain fault. Thus rule-based approaches are 
impractical for systems exhibiting responses as continuous functions. Note, in addition, that 
we expect noisy data to be obtained when field measurements are performed for diagnosis 
which further complicates the creation of any rules. We may claim that similar is related to 
use fuzzyfication in order to boost the difference among signatures. To go further, this puts 
in a similar prospective the simulation-after-test i.e. the model based concept. Namely, in 
this concept one is supposed to create a set of hypotheses that will be checked against the 
measurement data by successive simulations of the circuit under test at the repairing site. 
Having in mind Fig. 3., however, we do not believe the creation of a qualified set of 
hypotheses is an achievable task.  
The fault dictionary can be further reduced in size by processing the ambiguity groups or the 
groups of equivalent faults. According to (Manetti & Piccirilli, 2003) “an ambiguity group is, 
essentially, a group of components where, in case of fault, it is not possible to uniquely 
identify the faulty one”. Here, we can say that an ambiguity group consists of a set of faults 
that propagate identical signatures to the output, making the faults detectable and the 
circuit testable, but no distinction between the individual faults is possible making them 
undiagnosable. Table 2. shows all ten ambiguity groups for this example, systematically 
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collected after simulation. The faults italicized in Table 2. represent the same topological 
connection in the circuit, so the effect would be expected to be the same. 
 
Ambiguity
group 
Faults included A f3dB [MHz] VoDC [V] 
1 
OC1D 
0.31 20000 0.0179 
OC1S 
2 
OC3D 
0.041 365.8 3.3 
OC3S 
3 
OC4D 
0.303 20000 0.0458 
OC4S 
SC4GS 
SC3GS 
SC3DS 
4 
OC5D 
0.056 507.298 3.3 
OC5S 
5 
OC6D 
0.063 0.039 3.3 
OC6S 
6 
OC7D ∞→A Indeterminate 0 
OC7S 
7 
SC1GS 
0.055 515.993 3.3 
SC2GS 
8 
SC5GS 
0.109 0.036 0 
SC7GS 
9 
SC4DS 
A=0 Indeterminate 3.3 SC6GS 
SC7DS 
10 
3L+ 
0.05 2.37 3.3 
4W+ 
Table 2. Ambiguity groups and fault effects. 
A specific ambiguity group is the case when the gain (A) although small ever rises within 
the given frequency range. This is denoted as ∞→A . The 3-dB cut-off frequency is in these 
cases indeterminate. Some of defects exhibiting this property, however, have different VoDC 
values, so they can be distinguished. In these cases, to avoid use of infinite numbers during 
the training of the ANN we assigned a value of 1000 to the gain. This is the case when 
simulating defects OC7S and OC7D, but since these defects produce completely the same 
effect, they form ambiguity group number 6.  
A similar situation occurs when the gain is almost zero, A=0. The 3-dB cut-off frequency is 
then again indeterminate. Ambiguity group number 9 covers three such defects, with the 
same VoDC. 
Only one representative of each ambiguity group was included in the fault dictionary. From 
Table 2., we find that the complete fault dictionary in this case has 70-1-24+10=55 elements.  
With three pieces of data for each fault, the neural network input structure was restricted to 
three input terminals. The ANN diagnoses the fault by outputting the fault-code (m) as a 
signal level, so we needed only one output neuron. The number of hidden neurons, n, was 
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found by trial and error after several iterations starting with an estimation based on that in 
(Baum & Haussler, 1989). The goal was to find the optimum n that leads to a satisfactory 
classification even with noisy excitations. Using too many neurons would increase the 
training time, but using too few would starve the network of the resources needed to solve 
the problem. Also, an excessive number of hidden neurons may cause the overfitting 
problem (Masters et al., 1993), when a network has so much information capability that it 
learns insignificant aspects of the training sets, irrelevant to the general population. In 
practice, 30 hidden neurons were used. After successful training, no mistakes were observed 
for all 55 faults. 
 
Code Aj 
f3dBj 
[MHz] 
VoDCj 
[V] 
ANN 
response
0 419 0.0145 0.127 -0.02128 
1 129.6 0.0248 0.079 1.09057 
2 0.109 0.036 -0.05 2.01405 
3 6028 0.001575 0.1712 2.93868 
5 4453 0.002415 1.0255 5.03203 
6 0.0441 320.44 0.0458 6.03224 
9 1000 1000 -0.05 9.0707 
10 0.043 365.8 3.3 10.0278 
12 1000 1000 3.39 12.1771 
13 5770 0.00171 0.2146 13.2376 
16 8220 0.00197 0.4876 16.031 
18 0.32 1000 0.133 17.8458 
20 0 1000 3.46 20.4409 
21 0.83 1000 3.46 20.6497 
25 0.0588 507.298 3.3 25.0605 
26 11.739 0.114 0.127 26.0098 
27 0.071 312.071 3.46 27.0091 
34 5809 0.00169 0.1811 33.7541 
35 209 0.0237 0.115 35.47 
36 0.05 1000 0.8824 36.3514 
37 0.00556 6.791 0.0497 37.2652 
43 0.004 17.191 0.0509 43.0008 
46 0.0523 515.993 3.3 45.99 
47 0.0514 544.042 0.093 47.0133 
49 0.04935 501.19 0.127 49.042 
50 6030 0.001425 0.2466 49.9284 
52 0.005 133.757 3.46 52.0044 
53 119.4 0.0258 0.0843 53.0205 
54 0.041 428 3.3 53.5346 
55 0.688 0.57 0.0186 54.8614 
Table 3. Inputs with noise and ANN responses. 
The generalization property of the network was verified by supplying noisy data to its 
inputs. This is presented in Table 3. 30 samples were examined. For each sample, one input 
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(boldfaced in the Table 3.) is incremented by +5% or -5%, representing noise generated 
during the measurement process. The responses of the network are given in the last column 
of the table. The ANN response was considered to be correct (i.e. acceptable) when its value 
was in the range [(m-0.5), (m+0.5)]. We can see that all faults can still be diagnosed though 
some with difficulties (for m=20, 35, and 54). 
In the previous text we have presented our first results in the development of a new 
technique for fault diagnosis of nonlinear dynamic circuits. The method we proposed may 
be summarised as follows. 
In applying ANNs to the diagnosis of nonlinear dynamic electronic circuits, as described, 
we have demonstrated the implementation of the method and a set of results. These results 
vindicate the technique. In further work we intend to resolve the elements of ambiguity 
groups. In addition, more complex systems will be considered and larger fault dictionaries 
generated. Consequently additional measurements will be needed in order to keep the 
number of test points low. This will, hopefully, allow for implementation of these ideas to 
diagnosis of mixed-signal circuits. 
5. Fault diagnosis in digital part of sigma-delta converter 
Further in this text we will show that feed-forward ANN may be applied to the diagnosis of 
non-linear dynamic electronic circuits (Andrejević & Litovski, 2006a; Andrejević et al., 2006; 
Andrejević, 2006) that are mixed with digital ones. Two types of defects in the digital part of 
the circuit will be considered: effects of rising and falling edge delays in logic gates and 
catastrophic defects that change the circuit topology. Similar procedure may be applied to 
diagnosis in analog part of the circuit (Andrejević & Litovski, 2006b).   
The simulation before test concept was adopted. This means that after choosing the set of 
faults of interest (say the most probable ones), repetitive simulation is performed in order to 
create the system response for every fault. Codes are associated to the responses and used as 
part of the fault dictionary that, in addition, contains the faulty responses themselves. Of 
course, the responses are represented in a form that is easy to manipulate.   
The ANN is first trained for modelling the look-up table. This means that faulty responses 
are repeatedly brought to the input, while the ANN is forced to present the fault codes at its 
output. Then, the ANN running with the given vector of stimuli (measured output signals 
of a faulty or, possibly, fault free system) may be viewed as search of the look-up table. The 
ANN response, if the network properly trained, will immediately find the fault and produce 
the fault code at its output.   
The procedure applied is reminiscent to the one implemented to analog circuits in (Litovski 
et al., 2006). To our knowledge this is the first application of ANNs to diagnosis of mixed 
signal circuit.  
6. Faults in the specific circuit design 
As an example of a complex circuit, the sigma-delta modulator in Fig. 4. is chosen (Xu & 
Lucas, 1995). 
This is a mixed-signal circuit, having both analogue and digital elements. Switches in the 
circuit are modelled as truly ideal switches, with zero resistance for closed switch and 
infinite resistance for open switch. Simulations are performed using Alecsis (Glozić, 1994) 
simulator. 
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Fig. 4. Sigma-delta modulator architecture. 
The integrator charging time is invariable with respect to clock rate in order to keep the gain 
constant. This means that the analog switch must be turned on for fixed time duration 
regardless of clock rate. This is achieved by using monostable multivibrator as a fixed-width 
pulse generator in the circuit. 
The monostable multivibrator between the clock input and switch control block functions as 
a pulse generator to produce control signals of fixed time duration. Fig. 5 shows reaction of 
the system when the input is excited by a ramp signal. 
We consider in this chapter defects only in the digital part of the circuit. There are two types 
of defects observed: catastrophic defects and delays of rising and falling edge of output 
digital signals. These delay defects are neither catastrophic, nor parametric, because there is 
no change in circuit topology, and no change in element values. 
Digital signal can be “stuck-at-1” or “stuck-at-0”. In the circuit in Fig. 4., analogue switches 
are controlled by digital signals, so there are pairs of the same fault effects, such as: the effect 
is the same when the switch is stuck at ON (OFF) and the logic circuit's output  is “stuck-at-
1” (“stuck-at-0”). So, we will consider hard faults (which refer to the analogue part of the 
circuit) as stuck switches (Andrejević et al., 2006). The cases when switches in the feedback 
loop (ϕ11, ϕ12, ϕ21, ϕ22) are permanently closed are excluded, because voltage references Vrefp 
and Vrefn would be shorted in such cases.  
Having in mind that clock period in the circuit is 1.2μs (half period is 600ns), we examined 
effects of delays not greater than 400ns. In fact, effects of rising edge delay are simulated for 
values of delay: 100ns, 250ns, 400ns, and for falling edge, we simulated smaller values: 50ns, 
100ns, 150ns. The goal was to determine how these delays influence the output, and whether 
different delay values produce different outputs (Andrejević et al., 2006). All digital gates are 
examined (4 inverters and 4 nand circuits). The first conclusion was that delays in the circuit of 
inverter 2 (INV2) do not influence output signal, meaning that output is not changed. Further, 
there exist groups of delays causing the same effect. Such groups are known as ambiguity 
groups, and they are listed in Table 4. The first four groups show the same effect of delays. In 
the second column of the Table 4, defects causing the same effects are named, and accordingly, 
third column presents that same effect (signature). The fifth ambiguity group is in a way 
different. The members of that group are both catastrophic and delay defects. Note that only 
one representative of each group is given in the fault dictionary, Table 5. 
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Ambiguity group Defect type Signature
1 
na3(tf=50ns) 
104108210 
na4(tr=250ns) 
2 
na3(tr=400ns) 
102104208 
na4(tr=400ns) 
3 
na4(tf=100ns) 
404210240 
inv3(tf=100ns) 
4 
FF 
20440480A 
inv2(tr=50ns) 
inv2(tr=100ns) 
inv2(tr=150ns) 
inv2(tf=50ns) 
inv2(tf=100ns) 
inv2(tf=150ns) 
5 
ϕ21OFF 
000000000 na1(tf=150ns) 
sw1ON 
Table 4. Ambiguity groups. 
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Fig. 5.  Simulation results for ramp excitation 
Fault dictionary is created using the response of the circuit to an input ramp signal. The 
circuit output value is registered after every clock period, so these output digital values 
form the output signature. These are then represented in more compact hexadecimal presen-
tation. Accordingly, fault dictionary is created as shown in Table 5. It must be noted that 
defects are coded randomly, while it is very important that defects with similar signatures 
must not have similar fault codes. If this happens, it may be very difficult, or even 
impossible for ANN to recognize defects. In the second column of Table 5., defects are 
coded. First column describes the type of the defect, relative to notation given in Fig. 4. 
(inv3(tf=50ns) stands for the falling edge delay in inverter 3 and na1(tr=400ns) for the rising 
www.intechopen.com
Electronic Circuits Diagnosis using Artificial Neural Networks 399 
edge in nand 1). FF stands for the fault free circuit. The third column contains the signature 
seen at the output. 
 
Defect type 
Defect
code 
Signature Defect type 
Defect
code 
Signature 
FF 0 20440480A inv4(tf=100ns) 23 220220821 
sw1OFF 1 996999999 sw2ON 24 018018030 
inv1(tr=150ns) 2 000010010 inv3(tr=150ns) 25 104208210 
na1(tr=400ns) 3 31C352C66 inv4(tr=100ns) 26 050050110 
inv1(tf=50ns) 4 811105024 na3(tr=250ns) 27 021041084 
na1(tf=100ns) 5 008000010 inv4(tr=150ns) 28 0440900C0 
na2(tf=50ns) 6 404811044 na1(tr=100ns) 29 844889112 
na3(tr=400ns) 7 102104208 na3(tf=100ns) 30 082202208 
na3(tf=50ns) 8 104108210 inv4(tf=50ns) 31 208210420 
na3(tf=150ns) 9 030018090 na4(tf=100ns) 32 404210240 
na4(tr=100ns) 10 204110210 sw2OFF 33 996696699 
ϕ21OFF 11 000000000 inv1(tf=150ns) 34 092430918 
inv1(tf=100ns) 12 848504890 na2(tf=150ns) 35 811104844 
na2(tr=100ns) 13 102081042 inv1(tr=50ns) 36 040810108 
na2(tf=100ns) 14 410842209 inv3(tf=150ns) 37 802408420 
inv3(tr=100ns) 15 202404410 inv4(tf=150ns) 38 010840882 
na3(tr=100ns) 16 808809021 na2(tr=250ns) 39 080408104 
inv1(tr=100ns) 17 004020040 na1(tr=250ns) 40 149463131 
na2(tr=400ns) 18 020101008 inv3(tf=50ns) 41 402804411 
inv4(tr=50ns) 19 088108210 ϕ12OFF 42 300038003 
na1(tf=50ns) 20 100110012 ϕ22OFF 43 925129252 
na4(tf=50ns) 21 402804420 inv3(tr=50ns) 44 204208410 
ϕ11OFF 22 001C00038 na4(tf=150ns) 45 802408811 
Table 5. Fault dictionary. 
ANN was trained for modelling the look-up table. It is a feed-forward neural network with 
one hidden layer. The signatures are inputs to the network, and the fault code is network 
output to be learned. It means that the neural network has 9 inputs (one input per 
hexadecimal digit) and one output neuron. Hexadecimal values are presented as decimal 
when they are inputs to the network. After learning was completed, the number of hidden 
neurons in the resulting ANN was 10, what was found by trial and error after several 
iterations starting with an estimation based on (Masters et al., 1993; Baum & Haussler, 1989). 
The structure of the obtained ANN is verified by exciting the ANN with faulty inputs. Res-
ponses of the ANN show that there were no errors in identifying the faults what is 
presented in Table 6. Only negligible discrepancies may be observed. 
7. Conclusion 
In applying ANNs to the diagnosis of nonlinear dynamic electronic circuits, as described, 
we have demonstrated the implementation of the method and a set of results. 
In the second part of this chapter, effects of delay and catastrophic defects in sigma-delta 
modulator were examined. The diagnosis was successful.  
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Accordingly, we may conclude that ANNs are convenient and powerful means for 
diagnosis, and, what is important, realizable as a hardware that may be as fast as necessary 
to follow the changes of the system's response in real time. 
 
Defect type 
Defect
code 
ANN
 output 
Defect type 
Defect
code 
ANN  
output 
FF 0 -0.000215 inv4(tf=100ns) 23 22.9998 
sw1OFF 1 0.999861 sw2ON 24 23.9997 
inv1(tr=150ns) 2 1.99969 inv3(tr=150ns) 25 24.9999 
na1(tr=400ns) 3 2.99981 inv4(tr=100ns) 26 26.0009 
inv1(tf=50ns) 4 3.99985 na3(tr=250ns) 27 27 
na1(tf=100ns) 5 4.99988 inv4(tr=150ns) 28 28 
na2(tf=50ns) 6 6.00003 na1(tr=100ns) 29 29.0001 
na3(tr=400ns) 7 7.00006 na3(tf=100ns) 30 30 
na3(tf=50ns) 8 7.99998 inv4(tf=50ns) 31 31.001 
na3(tf=150ns) 9 8.99991 na4(tf=100ns) 32 32.0003 
na4(tr=100ns) 10 10.0004 sw2OFF 33 33.0021 
ϕ21OFF 11 10.9998 inv1(tf=150ns) 34 34 
inv1(tf=100ns) 12 11.9997 na2(tf=150ns) 35 34.9998 
na2(tr=100ns) 13 12.9994 inv1(tr=50ns) 36 36 
na2(tf=100ns) 14 13.9997 inv3(tf=150ns) 37 37.0001 
inv3(tr=100ns) 15 15 inv4(tf=150ns) 38 37.9998 
na3(tr=100ns) 16 15.9996 na2(tr=250ns) 39 39.0024 
inv1(tr=100ns) 17 16.9998 na1(tr=250ns) 40 40.0015 
na2(tr=400ns) 18 18 inv3(tf=50ns) 41 40.9997 
inv4(tr=50ns) 19 19.0018 ϕ12OFF 42 41.9996 
na1(tf=50ns) 20 19.9997 ϕ22OFF 43 42.9998 
na4(tf=50ns) 21 20.9999 inv3(tr=50ns) 44 43.9997 
ϕ11OFF 22 22 na4(tf=150ns) 45 44.9996 
Table 6. ANN output results. 
8. References 
Alippi, C., Catelani, M., Mugnaini, M. (2002). SBT Soft Fault Diagnosis in Analog Electronic 
Circuits: A Sensitivity-Based Approach by Randomized Algorithms, IEEE 
Transactions on Instrumentation and measurement, Vol. 51, No. 5, pp. 1116-1125. 
Aminian, M., and Aminian, F. (2000). Neural-network based analog-circuit fault diagnosis 
using wavelet transform as preprocessor, IEEE Transactions on CAS – II: Analog and 
Digital Signal Processing, Vol. 47, No. 2, February 2000, pp. 151-156. 
Aminian, F., Aminiam, M., Collins, H. W. (2002). Analog Fault Diagnosis of Actual Circuits 
Using Neural Networks, IEEE Trans. On Instrumentation and Measurement, Vol. 51, 
No. 3, June 2002, pp. 544-50, ISSN 0018-9456. 
Andrejević, M., Litovski, V. (2004). ANN application in electronic diagnosis-preliminary 
results, Proceedings of IEEE 24th International Conference on Microelectronics MIEL 
2004, pp. 597-600, Niš, Serbia, May 2004.  
www.intechopen.com
Electronic Circuits Diagnosis using Artificial Neural Networks 401 
Andrejević, M., Litovski, V., Zwolinski, M. (2006). Fault Diagnosis in Digital Part of Mixed-
Mode Circuit, Proceedings of IEEE 25th International Conference on Microelectronics 
MIEL 2006, pp. 437-440, ISBN 1-4244-0116-X, Niš, Serbia, May 2006. 
Andrejević, M., Litovski, V. (2006a). Fault Diagnosis in Digital Part of Sigma-Delta 
Converter, Proceedings of Neurel 2006 Conference, pp. 177-180, ISBN 1-4244-0432-0, 
Beograd, Serbia, September 2006. 
Andrejević, M., Litovski, V. (2006b). Fault Diagnosis in Analog Part of Mixed-mode Circuit, 
VI Symposium on Industrial Electronics (INDEL 2006), pp. 117-120, Banja Luka, 
Bosnia and Herzegovina, November 2006. 
Andrejević, M., Petrović, V., Mirković, D., Litovski, V. (2006). Delay Defects Diagnosis Using 
ANNs, Proceedings of L Conference of ETRAN, pp. 27-30., Belgrade, Serbia, June 2006. 
Andrejević, M. (2006). Artificial neural networks application in electronic circuits diagnosis, 
PhD Thesis, University of Niš, Serbia, July 2006, (in Serbian). 
Bandler, J., and Salama, A. (1985). Fault diagnosis of analog circuits, Proceedings of the IEEE, 
Vol. 73, No. 8, pp. 1279-1325, ISSN 0018-9219. 
Baum, E. B., and Haussler, D. (1989). What size net gives valid generalization, Neural 
Computing, Vol. 1, pp. 151-60. 
Bell, I. M., Camplin, D. A., Taylor, G. E., Bannister, B. R. (1991). Supply Current Testing Of 
Mixed Analogue And Digital ICs, Electronics letters, Vol. 27, No. 17, pp. 1591-1583, 
ISSN 0013-5194.   
Benjamins, R., Jansweijer, W. (1990). Toward a competence theory of diagnosis, IEEE Expert, 
Vol. 9, No. 5, pp. 43-52, ISSN 0885-9000. 
Catelani, M. and Gori, M. (1996). On the application of neural networks to fault diagnosis of 
electronic analog circuits, Measurement, Vol. 17, pp. 73-80. 
Catelani, M., Giraldi, S. (1998). Fault diagnosis of analog circuits with model based 
techniques, IEEE Instrum. Meas. Techn. Conference, Vol. V 1, pp. 501-504. 
Chang, Y.-H. (2002). Frequency-domain grouping robust fault diagnosis for analog circuits 
with uncertainties, International Journal of Circuit Theory and Applications, Vol. 30,  
pp. 65-86, ISSN 0098-9886. 
Cherubal, S., Chatterjee, A. (1999). Parametric Fault Diagnosis for Analog Systems Using 
Functional Mapping, Proceedings of Design, Automation and Test in Europe (DATE 
'99), p. 195, Munich, Germany. 
Collins, P., Yu, S., Eckersaal, K. R., Jervis, B. W., Bell., I. M., and Taylor, G. E. (1994). 
Application of Cohonen and Supervised Forced Organization Maps to Fault 
Diagnosis in CMOS Opamps, Electronics letters, Vol. 30, No. 22, pp. 1846-1847, ISSN 
0013-5194.  
Cota, É. F., Carro, L., Lubaszewski, M. (1999). A Method to Diagnose Faults in Linear 
Analog Circuits Using an Adaptive Tester, Proceedings of Design, Automation and 
Test in Europe Conference, DATE ’99, pp. 184-188, Munich, Germany. 
Dai, Y., and Xu, J. (1999). Analog circuit fault diagnosis based on noise measurements, 
Microelectronics and Reliability, Vol. 39(8), pp. 1293-1298, ISSN: 0026-2714. 
Dragic, S., and Margala, M. (2002). A 1.2 V Built-in Architecture for High Frequency On-
Line Iddq/delta Iddq Test, Proc. IEEE Computer Society Annual Symposium on VLSI, 
pp. 148-153, April 2002, Pittsburgh, PA, USA. 
www.intechopen.com
Micro Electronic and Mechanical Systems 402 
El-Yazeed, M. F. Abu, Mohsen, A. A. K. (2003). A Preprocessor for Analog Circuit Fault 
Diagnosis Based on Prony’s Method, International Journal Electron. Commun., No. 1, 
pp. 16-22.  
Glozić, D., Alecsis 2.1: An object-oriented hybrid simulator, PhD Thesis, University of Niš, 
Serbia, 1994, (in Serbian). 
Golonek T., Rutkowski J. (2002). Use of Genetic Programming to Analog Fault Decoder 
Design, Proceedings of the International Conference ICSES '2002, Wrocław-Świeradów 
Zdrój. 
Hayashi, S., Asakura, T., and Zhang, S. (2002). Study of Machine Fault Diagnosis System 
Using Neural Networks, Proceedings of the International Joint Conference on Neural 
Networks, pp. 233-238, Honolulu, Hawaii, May 2002. 
He, Y.-G., Tan, Y.-H., and Sun, Y. (2002). A neural network approach for fault diagnosis of 
large-scale analog circuits, Proceedings of IEEE ISCAS ’02, pp. I: 153-6, Phoenix, 
USA, May 2002. 
Ho, C. K., Eberhardt, F., Tenten, W. (2001). Hierarchical fault diagnosis of analog integrated 
circuits, IEEE Trans. on CAS – II: Analog and Digital Signal Processing, Vol. 48, No. 8, 
pp. 921-929, ISSN 1057-7130. 
Huang, J.-L., and Cheng, K.-T. (2000). Test point selection for analog fault diagnosis of 
unpowered circuit boards, IEEE Trans. On CAS – II: Analog and Digital Signal 
Processing, Vol. 47, No. 10, October 2000, pp. 977-987. 
Liobe, J., and Margala, M. (2004). Fault diagnosis of a GHz CMOS LNA Using High-speed 
ADC-based BIST, Proc. of the IEEE Defect-Based Testing Workshop, pp. 85-89, Napa, 
CA, USA, April 2004. 
Litovski, V., Andrejević, M., Zwolinski, M. (2006). Analogue Electronic Circuit Diagnosis 
Based on ANNs, Microelectronics Reliability, Vol. 46(8), August 2006, pp. 1382-1391, 
ISSN 0026-2714. 
Liu, D., and Starzyk, A. (2002). A generalized fault diagnosis method in dynamic analogue 
circuits”, International Journal of Circuit Theory and Applications, Vol. 30, pp. 487-510, 
ISSN 0098-9886. 
Luchetta, A., Manetti, S., and Piccirilli, M. C. (2002). Critical comparison among some analog 
fault diagnosis procedures based on symbolic techniques, Proc. of DATE’02, p. 1105, 
Paris, France. 
Maidon, Y., Jervis, B. W., Dutton, N., Lesage, S. (1997). Diagnosis of multifaults in analogue 
circuits using multilayer perceptrons, IEE Proc.-Circuits Devices Systems, Vol. 144, 
No. 3, June 1997, pp. 149-154. 
Manetti, S., and Piccirilli, C. (2003). A singular-value decomposition approach for ambiguity 
determination in analog circuits, IEEE Trans. On Circuits and Systems, -I: 
Fundamental Theory and Applications, Vol. 50, No. 4, April 2003, pp. 477-487. 
Margala, M., Dragic, S., El-Abasiry, A., Ekpe, S., Stopjakova, V. (2002). 1-V Fast IDDQ 
Current Sensor for On-Line Mixed-Signal/Analog Test, Proc. IEEE Computer Society 
Annual Symposium on VLSI, pp. 165-170, Pittsburgh, PA, USA, April 2002. 
Masters, T. (1993).  Practical Neural Network Recipes in C++, Academic Press, San Diego.  
Materka, A. (1994). Neural network for parametric testing of mixed-signal circuits, 
Electronics Letters, Vol. 31, No. 3, February 1994, pp. 183-184, ISSN 0013-5194. 
www.intechopen.com
Electronic Circuits Diagnosis using Artificial Neural Networks 403 
Milor, L., Visvanathan, V. (1989). Detection of Catastrophic Faults in Analog Integrated 
Circuits, IEEE Tran. Computer-Aided Design, Vol. 8, No. 2, Feb. 1989, pp. 114-130. 
Milovanović, D., and Litovski, V. (1991). Fault models of CMOS transmission gate, Int. 
Journal of Electronics, Vol. 71, No. 4, October 1991, pp. 675-683. 
Milovanović, D., and Litovski, V. (1994).  Fault models of CMOS circuits, Microelectronics 
Reliability, Vol. 34, No. 5, pp. 883-896. 
Mrčarica, Ž., Ilić, T., and Litovski, V. B. (1999). Time domain analysis of nonlinear switched 
networks with internally controlled switches, IEEE Trans. on Circuits and Systems – I 
Fundamental Theory and Applications, Vol. 46, pp. 373-378. 
Papakostas, D. K., and Hatzopoulos, A. A. (1991). Supply current testing in linear bipolar 
ICs, Electronics letters, Vol. 30, No. 2, pp. 128-130, ISSN 0013-5194. 
Pinjala, K. K., Kim, B. C., Varuyam, P. (2003). Automatic Diagnostic Program Generation for 
Mixed Signal Load Board, Proc. International Test Conference, pp. 403-409, Charlotte, 
NC, USA. 
Pipitone, F., Dejong, K., and Spears, W. (1991). An artificial intelligence approach to 
analogue system diagnosis, In: Testing and diagnosis of analog circuits and systems, 
Liu, R.-W., (Ed.), pp. 187-215, Van Nostrand Reinhold, New York. 
Pous, C., Colomer, J., Meléndez J., and de la Rosa, J. L. (2002). Introducing Qualitative 
Reasoning in fault dictionaries techniques for analog circuits analysis, Sixteenth 
International Workshop on Qualitative Reasoning, Barcelona, Spain, June 2002. 
Rodrigez, C., Rementeria, S., Martin, J. I., Lafuente, A., Muguerza, J., Perez, J. (1994). A 
modular neural network approach to fault diagnosis, IEEE Trans. on Neural 
Networks, Vol. 7., No. 2., March 1996, pp. 326-340, ISSN 1045-9227. 
Savioli, C. E, Calvano, J. V., de Mesquita Filho, A. C. (2005). Fault-Trajectory Approach for 
Fault Diagnosis on Analog Circuits, Proc. Design, Automation and Test in Europe 
Conference, DATE ’05, pp. 174-177, March 2005, Munich, Germany. 
Scarselli, F., and Tsoi, A. C., (1997). Universal approximation using feed-forward neural 
networks: A survey of some existing methods and some new results, Neural 
Networks, Vol. 11, No. 1, pp. 15-37. 
Sheu, H. -T., Chang, Y.-H. (1997). Robust fault diagnosis for large-scale analog circuits with 
measurement noises, IEEE Trans. CAS-I, , Vol. 44, pp. 198-209, ISSN 1057-7122. 
Soma, M., Huynh, S., Zhang, J. (2001). Hierarchical ATPG for Analog Circuits and Systems, 
IEEE Design & Test of Computers, Vol. 18, pp. 72-81, ISSN 0740-7475.  
Spina, R., and Upadhyaya, S. (1997). Linear circuit fault diagnosis using neuromorphic 
analysers, IEEE Trans. On CAS – II: Analog and Digital Signal Processing, Vol. 44, No. 
3, pp. 188-196, March 1997, ISSN 1057-7130. 
Starzyk, J. A. and Liu, D. (2002). A Decomposition Method for Analog Fault Location, IEEE 
Int. Symposium on Circuits and Systems, pp. III-157-160, Scottsdale, Arizona, USA, 
May 2002. 
Stopjakova, V., Malošek, P., Mišučik, D., Matej, M., Margala, M. (2004). Classification of 
Defective Analog Integrated Circuits Using Artificial Neural Networks, Journal of 
Electronic Testing: Theory and Applications, Vol. 20, February 2004, pp. 25-37, ISSN 
0923-8174. 
www.intechopen.com
Micro Electronic and Mechanical Systems 404 
Tadeusuewicz, M., Halgas, S., and Korzybski, M. (2002). An algorithm for soft-fault 
diagnosis of linear and nonlinear circuits, IEEE Trans. on CAS – II: Analog and 
Digital Signal Processing, Vol. 49, No. 11, Nov. 2002, pp. 1648-1653. 
Worsman, M., and Wong, M. W. T. (2002). Non-linear analog circuit fault diagnosis with 
large change sensitivity, International Journal of Circuit Theory and Applications, Vol. 
28, pp. 281-303, ISSN 0098-9886. 
Xu, X., and Lucas, M. S. P. (1995). Variable-Sampling-Rate Sigma-Delta Modulator for 
Instrumentation and Measurement, IEEE Transactions on Instrumentation and 
Measurement, Vol. 44, No. 5, October 1995, pp. 929-932. 
Yang, Z. R., Zwolinski, M., Chalk, C. D., and Williams, A. C. (2000). Applying a robust 
heteroscedactic probabilistic neural networ to analog fault detection and 
classification, IEEE Transactions on CAS of Int. Circuits and Systems, Vol. 19, No. 1, 
January 2000, pp. 142-151. 
Yoon, H., Hou, J., Chatterjee, A. and Swaminathan, M. (1998). Fault Detection and 
Automated Fault Diagnosis for Embedded Integrated Electrical Passives, 
International Conference on Computer Design: VLSI in Computers and Processors, pp. 
588-593, Austin, USA, ISSN 1063-6404. 
Yu, S., Jervis, B. W., Eckersall, K. R., Bell., I. M., Hall, A. G., and Taylor, G. E. (1994). Neural 
Network Approach to Fault Diagnosis in CMOS Opamps With Gate Oxide Short 
Faults, Electronics Letters, Vol. 30, No. 9, pp. 695-696, ISSN 0013-5194. 
Zografski, Z. (1991). A Novel Machine Learning Algorithm and Its Use in Modeling and 
Simulation of Dynamical Systems, Proceedings of 5th Annual European Computer 
Conference, COMPEURO'91, pp. 860-864, Bologna, Italy.  
Zwolinski, M., Bartt, A., Wilkins, B. R., Suparjo, B. S. (1996). Analogue Circuit Test using 
RMS Supply Current Monitoring, IEEE International Mixed Signal Testing Workshop. 
www.intechopen.com
Micro Electronic and Mechanical Systems
Edited by Kenichi Takahata
ISBN 978-953-307-027-8
Hard cover, 386 pages
Publisher InTech
Published online 01, December, 2009
Published in print edition December, 2009
InTech Europe
University Campus STeP Ri 
Slavka Krautzeka 83/A 
51000 Rijeka, Croatia 
Phone: +385 (51) 770 447 
Fax: +385 (51) 686 166
www.intechopen.com
InTech China
Unit 405, Office Block, Hotel Equatorial Shanghai 
No.65, Yan An Road (West), Shanghai, 200040, China 
Phone: +86-21-62489820 
Fax: +86-21-62489821
This book discusses key aspects of MEMS technology areas, organized in twenty-seven chapters that present
the latest research developments in micro electronic and mechanical systems. The book addresses a wide
range of fundamental and practical issues related to MEMS, advanced metal-oxide-semiconductor (MOS) and
complementary MOS (CMOS) devices, SoC technology, integrated circuit testing and verification, and other
important topics in the field.  Several chapters cover state-of-the-art microfabrication techniques and materials
as enabling technologies for the microsystems. Reliability issues concerning both electronic and mechanical
aspects of these devices and systems are also addressed in various chapters.
How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following:
Miona Andrejević Stošović and Vančo Litovski (2009). Electronic Circuits Diagnosis Using Artificial Neural
Networks, Micro Electronic and Mechanical Systems, Kenichi Takahata (Ed.), ISBN: 978-953-307-027-8,
InTech, Available from: http://www.intechopen.com/books/micro-electronic-and-mechanical-
systems/electronic-circuits-diagnosis-using-artificial-neural-networks
© 2009 The Author(s). Licensee IntechOpen. This chapter is distributed
under the terms of the Creative Commons Attribution-NonCommercial-
ShareAlike-3.0 License, which permits use, distribution and reproduction for
non-commercial purposes, provided the original is properly cited and
derivative works building on this content are distributed under the same
license.
